

74LV132

Quad 2-input NAND Schmitt trigger

Rev. 04 — 12 November 2007

Product data sheet

1. General description

The 74LV132 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC132 and 74HCT132.

The 74LV132 contains four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The gate switches at different points for positive and negative-going signals. The difference between the positive voltage V_{T+} and the negative voltage V_{T-} is defined as the input hysteresis voltage V_H .

2. Features

- Wide operating voltage: 1.0 V to 5.5 V
- Optimized for low voltage applications: 1.0 V to 3.6 V
- Accepts TTL input levels between $V_{CC} = 2.7$ V and $V_{CC} = 3.6$ V
- Typical output ground bounce < 0.8 V at $V_{CC} = 3.3$ V and $T_{amb} = 25$ °C
- Typical HIGH-level output voltage (V_{OH}) undershoot: > 2 V at $V_{CC} = 3.3$ V and $T_{amb} = 25$ °C
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Applications

- Wave and pulse shapers for highly noisy environments
- Astable multivibrators
- Monostable multivibrators

4. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74LV132N	-40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
74LV132D	-40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74LV132DB	-40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1
74LV132PW	-40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1
74LV132BQ	-40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm	SOT762-1

5. Functional diagram


Fig 1. Logic symbol

Fig 2. IEC logic symbol

Fig 3. Logic diagram (one gate)

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1A	1	data input
1B	2	data input
1Y	3	data output
2A	4	data input
2B	5	data input
2Y	6	data output
GND	7	ground (0 V)
3Y	8	data output
3A	9	data input
3B	10	data input
4Y	11	data output
4A	12	data input
4B	13	data input
V _{CC}	14	supply voltage

7. Functional description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level.

Input		Output
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7.0	V
I_{IK}	input clamping current	$V_I < -0.5\text{ V}$ or $V_I > V_{CC} + 0.5\text{ V}$	[1]	-	±20 mA
I_{OK}	output clamping current	$V_O < -0.5\text{ V}$ or $V_O > V_{CC} + 0.5\text{ V}$	[1]	-	±50 mA
I_O	output current	$V_O = -0.5\text{ V}$ to $(V_{CC} + 0.5\text{ V})$	-	±25	mA
I_{CC}	supply current		-	50	mA
I_{GND}	ground current		-50	-	mA
T_{stg}	storage temperature		-65	+150	°C
P_{tot}	total power dissipation	$T_{amb} = -40\text{ °C}$ to $+125\text{ °C}$			
	DIP14 package		[2]	-	750 mW
	SO14 package		[3]	-	500 mW
	(T)SSOP14 package		[4]	-	500 mW
	DHVQFN14 package		[5]	-	500 mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] P_{tot} derates linearly with 12 mW/K above 70 °C.

[3] P_{tot} derates linearly with 8 mW/K above 70 °C.

[4] P_{tot} derates linearly with 5.5 mW/K above 60 °C.

[5] P_{tot} derates linearly with 4.5 mW/K above 60 °C.

9. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}	supply voltage ^[1]		1.0	3.3	5.5	V
V_I	input voltage		0	-	V_{CC}	V
V_O	output voltage		0	-	V_{CC}	V
T_{amb}	ambient temperature		-40	+25	+125	°C

[1] The static characteristics are guaranteed from $V_{CC} = 1.2$ V to $V_{CC} = 5.5$ V, but LV devices are guaranteed to function down to $V_{CC} = 1.0$ V (with input levels GND or V_{CC}).

10. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
V_{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		$I_O = -100 \mu\text{A}; V_{CC} = 1.2$ V	-	1.2	-	-	-	V
		$I_O = -100 \mu\text{A}; V_{CC} = 2.0$ V	1.8	2.0	-	1.8	-	V
		$I_O = -100 \mu\text{A}; V_{CC} = 2.7$ V	2.5	2.7	-	2.5	-	V
		$I_O = -100 \mu\text{A}; V_{CC} = 3.0$ V	2.8	3.0	-	2.8	-	V
		$I_O = -100 \mu\text{A}; V_{CC} = 4.5$ V	4.3	4.5	-	4.3	-	V
		$I_O = -6$ mA; $V_{CC} = 3.0$ V	2.4	2.82	-	2.2	-	V
		$I_O = -12$ mA; $V_{CC} = 4.5$ V	3.6	4.2	-	3.5	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}						
		$I_O = 100 \mu\text{A}; V_{CC} = 1.2$ V	-	0	-	-	-	V
		$I_O = 100 \mu\text{A}; V_{CC} = 2.0$ V	-	0	0.2	-	0.2	V
		$I_O = 100 \mu\text{A}; V_{CC} = 2.7$ V	-	0	0.2	-	0.2	V
		$I_O = 100 \mu\text{A}; V_{CC} = 3.0$ V	-	0	0.2	-	0.2	V
		$I_O = 100 \mu\text{A}; V_{CC} = 4.5$ V	-	0	0.2	-	0.2	V
		$I_O = 6$ mA; $V_{CC} = 3.0$ V	-	0.25	0.40	-	0.50	V
		$I_O = 12$ mA; $V_{CC} = 4.5$ V	-	0.35	0.55	-	0.65	V
I_I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	1.0	-	1.0	μA
I_{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	20.0	-	40	μA
ΔI_{CC}	additional supply current	per input; $V_I = V_{CC} - 0.6$ V; $V_{CC} = 2.7$ V to 3.6 V	-	-	500	-	850	μA
C_I	input capacitance		-	3.5	-	-	-	pF

[1] Typical values are measured at $T_{amb} = 25$ °C.


11. Dynamic characteristics

Table 7. Dynamic characteristics
GND = 0 V; For test circuit see Figure 7.

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
t _{pd}	propagation delay	nA, nB to nY; see Figure 6 ^[2]						
		V _{CC} = 1.2 V	-	65	-	-	-	ns
		V _{CC} = 2.0 V	-	18	34	-	43	ns
		V _{CC} = 2.7 V	-	15	24	-	30	ns
		V _{CC} = 3.0 V to 3.6 V; C _L = 15 pF ^[3]	-	10	-	-	-	ns
		V _{CC} = 3.0 V to 3.6 V ^[3]	-	12	20	-	25	ns
		V _{CC} = 4.5 V to 5.5 V ^[3]	-	9.0	14	-	17	ns
C _{PD}	power dissipation capacitance	C _L = 50 pF; f _i = 1 MHz; V _i = GND to V _{CC} ^[4]	-	24	-	-	-	pF

- [1] All typical values are measured at T_{amb} = 25 °C.
- [2] t_{pd} is the same as t_{PLH} and t_{PHL}.
- [3] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).
 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:
 f_i = input frequency in MHz, f_o = output frequency in MHz
 C_L = output load capacitance in pF
 V_{CC} = supply voltage in V
 N = number of inputs switching
 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

12. Waveforms




Measurement points are given in Table 8.
 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Fig 6. The input (nA, nB) to output (nY) propagation delays

Table 8. Measurement points

Supply voltage V_{CC}	Input V_M	Output V_M
< 2.7 V	$0.5V_{CC}$	$0.5V_{CC}$
2.7 V to 3.6 V	1.5 V	1.5 V
≥ 4.5 V	$0.5V_{CC}$	$0.5V_{CC}$



Test data is given in [Table 9](#).

Definitions test circuit:

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

Fig 7. Load circuit for switching times

Table 9. Test data

Supply voltage V_{CC}	Input V_I	t_r, t_f
< 2.7 V	V_{CC}	≤ 2.5 ns
2.7 V to 3.6 V	2.7 V	≤ 2.5 ns
≥ 4.5 V	V_{CC}	≤ 2.5 ns

13. Transfer characteristics

Table 10. Transfer characteristics

$GND = 0$ V; For test circuit see [Figure 7](#).


Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
V_{T+}	positive-going threshold voltage	see Figure 6						
		$V_{CC} = 1.2$ V	-	0.70	-	-	-	V
		$V_{CC} = 2.0$ V	0.8	1.10	1.4	0.8	1.4	V
		$V_{CC} = 2.7$ V	1.0	1.45	2.0	1.0	2.0	V
		$V_{CC} = 3.0$ V	1.2	1.60	2.2	1.2	2.2	V
		$V_{CC} = 3.6$ V	1.5	1.95	2.4	1.5	2.4	V
		$V_{CC} = 4.5$ V	1.7	2.50	3.2	1.7	3.2	V
	$V_{CC} = 5.5$ V	2.1	3.00	3.9	2.1	3.9	V	


Table 10. Transfer characteristics ...continued
GND = 0 V; For test circuit see Figure 7.

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ ^[1]	Max	Min	Max	
V _{T-}	negative-going threshold voltage	see Figure 6						
		V _{CC} = 1.2 V	-	0.34	-	-	-	V
		V _{CC} = 2.0 V	0.3	0.65	0.9	0.3	0.9	V
		V _{CC} = 2.7 V	0.4	0.90	1.4	0.4	1.4	V
		V _{CC} = 3.0 V	0.6	1.05	1.5	0.6	1.5	V
		V _{CC} = 3.6 V	0.8	1.30	1.8	0.8	1.8	V
		V _{CC} = 4.5 V	0.9	1.60	2.0	0.9	2.0	V
V _H	hysteresis voltage (V _{T+} - V _{T-}); see Figure 6	V _{CC} = 1.2 V	-	0.3	-	-	-	V
		V _{CC} = 2.0 V	0.2	0.55	0.8	0.2	0.8	V
		V _{CC} = 2.7 V	0.3	0.60	1.1	0.3	1.1	V
		V _{CC} = 3.0 V	0.4	0.65	1.2	0.4	1.2	V
		V _{CC} = 3.6 V	0.4	0.70	1.2	0.4	1.2	V
		V _{CC} = 4.5 V	0.4	0.80	1.4	0.4	1.4	V
		V _{CC} = 5.5 V	0.6	1.00	1.5	0.6	1.5	V

[1] All typical values are measured at T_{amb} = 25 °C.


14. Waveforms transfer characteristics






$V_{CC} = 1.2$ V.

Fig 10. Typical 74LV132 transfer characteristics



$V_{CC} = 2.0$ V.

Fig 11. Typical 74LV132 transfer characteristics



$V_{CC} = 3.0$ V.

Fig 12. Typical 74LV132 transfer characteristics

15. Package outline

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1




Fig 13. Package outline SOT27-1 (DIP14)

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1




Fig 14. Package outline SOT108-1 (SO14)

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1




Fig 15. Package outline SOT337-1 (SSOP14)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1




Fig 16. Package outline SOT402-1 (TSSOP14)

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm

SOT762-1




Fig 17. Package outline SOT762-1 (DHVQFN14)

16. Abbreviations

Table 11. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

17. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LV132_4	20071112	Product data sheet	-	74LV132_3
Modifications:	<ul style="list-style-type: none"> • The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Section 4: DHVQFN14 package added. • Section 9: derating values added for DHVQFN14 package. • Section 15: outline drawing added for DHVQFN14 package. 			
74LV132_3	20040415	Product specification	-	74LV132_2
74LV132_2	19980428	Product specification	-	74LV132_1
74LV132_1	19970204	Product specification	-	-

18. Legal information

18.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: salesaddresses@nxp.com

20. Contents

1 General description 1

2 Features 1

3 Applications 1

4 Ordering information 2

5 Functional diagram 2

6 Pinning information 3

6.1 Pinning 3

6.2 Pin description 3

7 Functional description 4

8 Limiting values 4

9 Recommended operating conditions 5

10 Static characteristics 5

11 Dynamic characteristics 6

12 Waveforms 6

13 Transfer characteristics 7

14 Waveforms transfer characteristics 8

15 Package outline 10

16 Abbreviations 15

17 Revision history 15

18 Legal information 16

18.1 Data sheet status 16

18.2 Definitions 16

18.3 Disclaimers 16

18.4 Trademarks 16

19 Contact information 16

20 Contents 17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



© NXP B.V. 2007. All rights reserved.

For more information, please visit: <http://www.nxp.com>
 For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 November 2007
 Document identifier: 74LV132_4